Low-loss chip-scale programmable silicon photonic processor
Yiwei Xie, Shihan Hong, Hao Yan, Changping Zhang, Long Zhang, Leimeng Zhuang and Daoxin Dai


Received: 8 February 2022; Accepted: 4 May 2022; Published online: 31 October 2022

Related articles

All-optical computing based on convolutional neural networks
Kun Liao, Ye Chen, Zhongcheng Yu, Xiaoyong Hu, Xingyuan Wang, Cuicui Lu, Hongtao Lin, Qingyang Du, Juejun Hu, Qihuang Gong

An advanced III-V-on-silicon photonic integration platform
Yingtao Hu, Di Liang, Raymond G. Beausoleil

Optical multiplexing techniques and their marriage for on-chip and optical fiber communication: a review
Svetlana Nikolaevna Khonina, Nikolay Lvovich Kazanskiy, Muhammad Ali Butt, Sergei Vladimirovich Karpeev

Ultrahigh-resolution on-chip spectrometer with silicon photonic resonators
Long Zhang, Ming Zhang, Tangnan Chen, Dajian Liu, Shihan Hong, Daoxin Dai

More related article in Opto-Electron Journals Group website
Low-loss chip-scale programmable silicon photonic processor

Yiwei Xie†, Shihan Hong†, Hao Yan, Changping Zhang†, Long Zhang†, Leimeng Zhuang and Daoxin Dai*

Chip-scale programmable optical signal processors are often used to flexibly manipulate the optical signals for satisfying the demands in various applications, such as lidar, radar, and artificial intelligence. Silicon photonics has unique advantages of ultra-high integration density as well as CMOS compatibility, and thus makes it possible to develop large-scale programmable optical signal processors. The challenge is the high silicon waveguides propagation losses and the high calibration complexity for all tuning elements due to the random phase errors. In this paper, we propose and demonstrate a programmable silicon photonic processor for the first time by introducing low-loss multimode photonic waveguide spirals and low-random-phase-error Mach-Zehnder switches. The present chip-scale programmable silicon photonic processor comprises a 1×4 variable power splitter based on cascaded Mach-Zehnder couplers (MZCs), four Ge/Si photodetectors, four channels of thermally-tunable optical delaylines. Each channel consists of a continuously-tuning phase shifter based on a waveguide spiral with a micro-heater and a digitally-tuning delayline realized with cascaded waveguide-spiral delaylines and MZSs for 5.68 ps time-delay step. Particularly, these waveguide spirals used here are designed to be as wide as 2 μm, enabling an ultralow propagation loss of 0.28 dB/cm. Meanwhile, these MZCs and MZSs are designed with 2-μm-wide arm waveguides, and thus the random phase errors in the MZC/MZS arms are negligible, in which case the calibration for these MZSs/MZCs becomes easy and furthermore the power consumption for compensating the phase errors can be reduced greatly. Finally, this programmable silicon photonic processor is demonstrated successfully to verify a number of distinctively different functionalities, including tunable time-delay, microwave photonic beamforming, arbitrary optical signal filtering, and arbitrary waveform generation.

Keywords: silicon photonics; programmable; photonic integrated circuit; waveguide; delay lines; Mach-Zehnder interferometer


Introduction

Chip-scale programmable optical signal processing is a new paradigm that aims at designing common integrated photonic configurations for implementing a variety of functionalities. Basically, it can be elaborated flexibly for basic or more complex operations across different fields such as telecommunications, radar, lidar, quantum and artificial intelligence. Although showing a great range of functionalities, implementing programmable optical processor usually requires a large-scale
optical system that comprises a combination of many basic building elements. Silicon photonics have been considered as one of the most promising options for realizing large-scale programmable optical processors because of its complementary metal-oxide semiconductor (CMOS) compatibility, high integrated density as well as high thermal-tuning efficiency\(^9\)--\(^12\). In addition, it is very convenient to integrate passive and active silicon photonic devices monolithically.

To date, a variety of photonic integrated circuit (PIC) topologies for programmable silicon photonic processors have been demonstrated, including finite impulse response filters (FIR) with delayline arm\(^9\), Mach-Zehnder interferometers (MZIs) cascaded with delaylines\(^13\)--\(^18\), subwavelength grating waveguides\(^17\)--\(^18\), arrayed waveguide gratings\(^19\), cascaded ring resonators\(^20\)--\(^24\), and MZI-based squared/hexagonal/triangular mesh networks\(^6\). Among them, the topology comprising switches and delaylines offers high design flexibility and easy incorporation of tuning elements. These features support custom-synthesis of processing responses in both time- and frequency-domains, i.e., impulse responses and spectral responses. Although a number of programmable silicon photonic processors based on delaylines/switches have been demonstrated\(^13\)--\(^18\), it is still very challenging to develop large-scale programmable PICs with a large number of tuning elements.

The first challenge is how to significantly lower the loss of silicon photonic waveguides\(^25\)--\(^29\), regarding that regular silicon photonic waveguides usually have a propagation loss of \(-2\) dB/cm. As it is well known, the loss of optical waveguides mainly comes from the material loss, the scattering loss at surfaces, the substrate leakage loss as well as the bending loss. For silicon photonic waveguides, the scattering loss due to the surface roughness is the dominant. In the past decades, tremendous efforts have been devoted to reduce the propagation loss by using the following two typical approaches. One is to smoothen the waveguide sidewalls with some special fabrication processes, and the other is to reduce the light–matter interaction at the rough sidewalls by manipulating the mode distribution. Griffith et al. fabricated a silicon photonic waveguide with a propagation loss of 0.9 dB/cm using etchless processes\(^20\). Alternatively, one can also reduce the scattering loss by decreasing the sidewall area. Zhou et al. demonstrated a 60-nm-thick silicon photonic waveguide with a lowered loss of 0.6 dB/cm\(^2\), which is owing to reduced sidewall areas. This type of low-loss waveguide was then used for developing a tunable real-time delayline\(^4\), which can perform the time delay of 0 to 1.27 ns with a step of 10 ps. Moreover, a delayline array has also been proposed by integrating multiple channels\(^3\),\(^35\). In addition, a shallowly-etched silicon photonic ridge waveguide has also shown a low loss of around 0.3 dB/cm, which is due to less overlap between the model field and the side walls. Later, Dong et al. presented a silicon photonic ridge waveguide with a large cross section of 2.0 μm × 0.25 μm, showing a low loss of 0.27 dB/cm\(^2\). For these optical waveguides, however, the bending radius is usually quite large because of the weak mode confinement. Furthermore, their fabrication is not fully compatible with current multi-project-wafer (MPW) foundry processes. Therefore, it is still challenging to achieve low-loss silicon photonic devices that can be fabricated with standard MPW processes.

In addition, complex programmable optical processors usually require hundreds or even thousands of tuning elements, like Mach-Zehnder switches (MZSs). There might be some significant random phase errors caused by the fabrication imperfection for the phase-shifters of those MZS elements. These phase errors can be compensated through some complicated and careful calibration. Currently some special approaches for aut-routing and self-configuration have been proposed and attracted intensive attention\(^13\),\(^34\). Unfortunately, the calibration is still quite complicated because it usually entails additional on-chip feedback control schemes with the help of many additional elements (such as tap couplers and power monitors) and sophisticated characterization procedures\(^3\),\(^14\),\(^35\). Furthermore, the compensation requires extra power consumption\(^6\),\(^14\).

In this work, we present a fully-integrated programmable silicon photonic processor by integrating a 1×4 variable power splitter based on Mach-Zehnder couplers (MZCs), four photodetectors, as well as four channels of tunable delaylines with MZSs. Particularly, for the optical delaylines, ultra-low-loss waveguide spirals with a cross section of 2.0×0.22 μm\(^2\) are used, while a tapered Euler-curve S-bend is introduced at the center of the spiral to minimize the loss and suppress the generation of higher-order modes. Meanwhile, the width of the phase shifters in the arms of the MZSs and MZCs is widened to 2 μm for achieving low random phase errors due to the fabrication imperfection. For the present silicon photonic processor, the chip area is about 4.9 mm\(^2\),

\(\text{Ref.} \ Xie \ YW \ et \ al. \ \textit{Opto-Electron \ Adv.} \ 6, \ 220030 \ (2023) \ https://doi.org/10.29026/oea.2023.220030\)
and each channel of tunable delayline has a continuously tuning range up to 176 ps while the waveguide propagation loss is about 0.28 dB/cm. The present silicon photonic processor chip exhibits some unique advantages compared to those existing delayline technologies, including the wide tuning range, the reconfigurability, the high resolution, and the low loss. In addition, the chip can also be configured for distinctively different functionalities of signal processing, including tunable delays, beam steering/forming, arbitrary optical signal filtering, and arbitrary waveform generation.

**Structure and design**

Figure 1 shows the schematic of the present programmable silicon photonic processor, which consists of a 1×N silicon optical power splitter based on MZCs, N channels of optical delaylines with MZSs, N channels of PDs and a N−1 coupler array. There are P input ports (i.e., #I1, #I2,⋯, #Ip) at the left side for inputting optical signals, while there are P output ports (i.e., #O1, #O2,⋯, #Op) at the right side for outputting optical signals, where P is 2log2(N). Alternatively, optical signals at the output side can also be converted to electrical signals and read from the PDs integrated on the same chip. Here each MZC works as a photonic processing unit to enable programmable path-selecting, as well as power splitting/combining. Each channel of optical delayline comprises a continuously fine-tuning waveguide spiral delayline with a micro-heater and a M-bit digitally-tuning delayline with (M+1) thermo-optic MZSs.

This topology allows to tune the time delay difference between adjacent channels for achieving high flexibility. The MZSs labeled by \( V_{nm} \) (\( m=1,⋯, M \)) are used to tune the time delay of the N-th channel from 0 to \((2^{N−1})\Delta\tau\) with a step of \( \Delta\tau \). Such an architecture using spirals in cascade and binary-tree-structured MZCs minimizes the chip footprint and the circuit complexity, and also guarantees the flexible control of the amplitude and delay for each channel. MZCs on the same stage are connected to previous stage of MZCs with equally-long waveguides, so that the delay difference between any two channels is determined by the corresponding delay lines. Meanwhile, the 1% : 99% power splitters are introduced at each stage for monitoring the MZS state. Besides, there are multiple additional testing ports allowing to independently access to different sections of the chip, simplifying the device characterization and increasing the operation flexibility. By means of programming the tunable elements, this chip is able to provide distinct functionalities of signal processing. For example, the present chip can be modelled as N-channel optical true time delayline with PDs for beam steering, or a 2×2 tapped delayline filter for arbitrary filtering and arbitrary waveform generation.

For all MZCs and MZSs on the chip, the concept of low-phase-error 2×2 thermo-optic MZSs proposed in our previous work is utilized here, as shown in Fig. 2(a). The MZS consists of two 2×2 3-dB multimode interference (MMI) couplers and two symmetric MZS arms. Here a micro-heater is introduced on the upper arm, as shown in Fig. 2(b), where the SiO2 upper-cladding layer between the silicon core and the micro-heater is designed to be 1 μm, to balance the absorption loss from the TiN heater and the heating efficiency as well as the heating response time. Particularly, the core-width of the phase shifter in the arms is broadened to be 2 μm, so

![Schematic of an on-chip optical signal processor.](https://doi.org/10.29026/oea.2023.220030)
that the random phase errors due to the fabrication imperfection can be reduced significantly, compared to the conventional MZS with 0.45-μm-wide singlemode phase shifters. This feature could notably reduce the calibration complexity and the power consumption, and thus possibly pave the way for large-scale silicon photonic processor.

**Fig. 2** | Schematic configuration of the present 2×2 thermo-optic MZS incorporating widened phase-shifter waveguides. (a) Top view. (b) Cross section of the MZS arm with a micro-heater.

On the other hand, loss reduction is always considered as one of the most fundamental and critical issues in the development of large-scale photonic chip. In order to achieve low-loss and compact waveguide structures, we use a silicon photonic waveguide consisting of a multimode-waveguide Archimedean spiral and a tapered Euler-curve S-bend, as shown in Fig. 3(a). Here the input section consists of a bent adiabatic taper waveguide, which is used to connect the 500-nm-wide singlemode section to the multimode section. Figure 3(b) shows the calculated result for the scattering loss in a silicon photonic waveguide as the core width $w_{co}$ varies. Here, a three-dimensional volume current method was used for evaluating the loss due to the scattering at the waveguide interfaces. For the loss calculation, we assume that the mean square deviation of the sidewall roughness $\sigma_{\text{sidewall}}$ is about 4 nm and the top/bottom surface roughness $\sigma_{\text{surface}}$ is fixed as 0.4 nm, as estimated from the fabrication samples. From Fig. 3(b), it can be seen that the total transmission loss becomes reduced significantly when the core width increases. Ultimately, here we choose the waveguide core width as $w_{co}$ = 2 μm.

The tapered Euler-curve S-bend locating at the center of the spiral is defined as:

$$ \frac{d\theta}{dL} = \frac{1}{R} = \frac{L}{A^2} + \frac{1}{R_{\text{max}}}, $$

(1)

where $L$ is the curve length, $A = [L_{\text{max}} / (1/R_{\text{min}} - 1/R_{\text{max}})]^{1/2}$, $L_{\text{max}}$ is the total length of the waveguide bend. In the designed modified Euler bend, the bending radii (varied gradually from the maximum $R_{\text{max}}$ to the minimum $R_{\text{min}}$ and back to $R_{\text{max}}$) and the core widths (varied gradually from the maximum $W_{m}$ to the minimum $W_{s}$) should be designed carefully in order to avoid higher-order mode excitation. The excess loss and the crosstalk for the cases with different bending radii and core widths are simulated by Numerical finite difference time-domain (FDTD). Ultimately, the curvature radii $R_{\text{max}}$ and $R_{\text{min}}$ for the S-bend are respectively chosen as 25 μm and 10 μm, while the waveguide widths $W_{s}$ and $W_{m}$ are chosen as 0.6 μm and 2 μm, respectively.

**Results**

We design a proof-of-concept chip by using silicon photonic waveguides with 220-nm-thick silicon core and a 2-μm-thick buried oxide (BOX) layer. As shown in Fig. 4(a), this configuration comprises four channels (i.e., $N = 4$), each of which has five stages of waveguide spirals integrated with six 2×2 MZSs (i.e., $M = 5$). These five stages of waveguide spirals have time delays of $2^i\Delta_t$, $2^i\Delta_t$, $2^i\Delta_t$, and $2^i\Delta_t$, respectively, where $\Delta_t = 5.68$ ps. The reason for such a time delay design is to achieve microwave photonic processing covering Ku and K bands (see more details in Section Tunable delay line and microwave process).
photonic beamformer). Figure 4(b) shows the fabricated chip, which has a footprint of 4.9 mm$^2$. As shown in Fig. 4(c), the chip was packaged by wire-bonding all heater pads to a printed-circuit-board carrier while the fiber arrays were used for optical coupling.

Characterization of key elements

Low-phase-error MZSs

Figure 5(a) and 5(b) show the microscopy picture of the fabricated low-phase-error MZS with 2-μm-wide phase shifters. The transmissions at the cross- and bar-ports of this MZS were then measured by sweeping the heating power from 0 to 60 mW when it operates at 1550 nm, as shown in Fig. 5(c). It can be seen that a heating power of 21 mW is needed to generate a phase shifting of $\pi$. We also measure the transmission spectra at the cross and bar-ports in the wavelength range from 1520 nm to 1580 nm when it is OFF and ON respectively, as shown in Fig. 5(d). It can be seen that the excess losses are low (~0.4 dB) and the extinction ratios are >20 dB in a large bandwidth of >60 nm. The switch speed was also characterized, as shown in Fig. 5(e). It can be seen that the rise/fall time of the optical switching is about 20 μs/14 μs. For the present MZS, the applied power $Q_0$ for the OFF state is almost zero, owing to the low phase errors in the widened phase shifters, as proposed in our previous paper\cite{36}. Figure 5(f) shows the measured results for the ratio $Q_0/Q_\pi$ for all MZSs on the same chip, where $Q_\pi$ is the power to generate an additional phase shifting of $\pi$ needed for the ON state. It can be seen that the ratios $Q_0/Q_\pi$ for all MZSs are smaller than 0.05, which is much lower than those conventional MZS with 0.45-μm-wide singlemode phase-shifters. This further validates the excellent fabrication tolerance for the present MZS, which is nearly calibration-free. Such a property can help reduce the calibration complexity and the power consumption greatly, particularly for a system with a large number of MZS elements.

Digitally-tuning delay line

Figure 6(a) shows the picture of a single channel of 5-bit digitally-tuning delay line. The MZSs are switched thermally by heating the micro-heaters controlled by a multichannel voltage source (XPOW40AX-CCvCV-U, Nicslab). Figure 6(b) shows the zoom-in picture of the waveguide-spiral delayline at Stage #5. Figure 6(c) shows the measured optical output waveforms of the 5-bit digitally-tuning delay line as the time delay varies from 5.68 ps (i.e., $\Delta t$) to 90.88 ps (i.e., $2^4\Delta t$). The total length of the waveguide spirals used for a single channel is about 1.4 cm. The measured propagation loss of the waveguide spiral with the cross section of 2000×220 nm$^2$ is about 0.28 dB/cm, which is much lower than that of those regular 450×220 nm$^2$ silicon photonic waveguides. When the present 5-bit digitally-tuning delay line is switched from the shortest path to the longest path, the measured total loss from port $I_1$ to port $O_1$ increases from 3.0 dB to 3.4 dB, which includes the losses from the fine-tuning waveguide spirals, the MZCs, the MZSs, and the digitally-tuning spirals. In addition, the measurement shows that the loss of each MZS is lower than 0.4 dB by subtracting the excess loss of the delay lines from the total loss.
Continuously-tuning delay line

Figure 7(a) shows the waveguide spirals with a heater used for continuously-tuning delay line. Here the delay line is designed with two waveguide spirals in order to reduce the overall footprint as well as the maximal voltage required. When the waveguide spirals are heated, the group index of the fundamental mode is modified and thus the time delay $\Delta t_{CT}$ is changed accordingly by:

$$\Delta t_{CT} = \frac{L}{c} \kappa \Delta T,$$

(2)

where $L$ is the length of the delay line, $c$ is the speed of light, $\kappa$ is the thermo-optic coefficient of silicon photonic waveguide mode and $\Delta T$ is the temperature change. In the present case, the length of the heater is chosen as 9.5 mm according to the heater requirement.

Figure 7(b) shows the measured waveforms when different heating powers are applied to one of the spirals. It can be seen that the time delay change is about 3.15 ps when the heating power of 0.42 W is applied. Definitely, the time delay change is doubled to be 6.3 ps when both spirals are heated. Figure 7(c) gives the measured continuously-tuning time delay as the heating power increases. The delay time changes almost linearly as respect to the applied power, showing that the heating efficiency is about 12.05 ps/W for one heating spiral. In order to avoid any thermal crosstalk, the separation...
between the heaters on the fine-tuning waveguide spiral and the subsequent digitally-tuning delay line is as large as >0.2 mm. In our experiments, no obvious thermal crosstalk was observed. What’s more, this power consumption can be reduced by shortening the delay difference, $\Delta t$, or adding air-trenches at the sides/bottom of the waveguides\textsuperscript{42,43}.

**Ge/Si waveguide photodetectors**

Ge/Si waveguide photodetectors are used for the present programmable silicon photonic processor, as shown in Fig. 8(a). Here the design with lateral doped-silicon regions is introduced. Figure 8(b) shows the measured dark current of the PD as a function of the reverse bias voltage. It can be seen that the dark current is about $\sim 36 \text{ nA}$.

---

Fig. 6 | (a) A single channel of 5-bit delay line. (b) Zoom in picture of the waveguide spiral for stage 5. (c) measured optical output waveforms of the 5-bit digitally-tuning delay line as the time delay varies from 5.68 ps (i.e., $\Delta t$) to 90.88 ps (i.e., $2^4 \Delta t$).

Fig. 7 | (a) Waveguide spiral carpeted with a heater for continuously-tuning delay line. (b) Time-domain impulse responses for the cases with different heating powers for one heating spiral. (c) The delay time as the heating power increases for one heating spiral.
when operating at 1 V and the corresponding responsivity is about 0.80 A/W. Figure 8(c) shows the measured spectral responses of the fabricated Ge/Si PD when operating with different bias voltages. It can be seen that the 3-dB bandwidth is over 30 GHz when the bias voltage is set as –3 V. Furthermore, we also measured the eye-diagrams for receiving 40 Gb/s OOK signals with the present waveguide PDs at each channel, as shown in Fig. 8(d), respectively. The measured extinction ratio of these 40-Gbps eye diagrams is around 6 dB. In this experiment, the power of the modulated optical signal is 8.8 dBm, and a reverse bias voltage of 2 V was applied to the PD via a bias-tee. These measurement results show that the present Ge/Si waveguide photodetectors work with high performances and satisfy the demands of developing programmable silicon photonic processors.

Tunable delay line and microwave photonic beamformer

In modern radar systems, microwave phased array antennas usually play an important role. The traditional electronic phased array radar is bulky and has a limited bandwidth, which causes beam squinting. To solve this issue, optical true time delay line (OTTDL) has been introduced as an effective solution by steering the beam at a same angle for a wide bandwidth to salve the bandwidth limitation of traditional electronic phased array antennas. By controlling the phases and the amplitudes of OTTDL transmissions, it is possible to achieve beam steering and beam forming\textsuperscript{14−16,31,42,44,45}, and satellite navigation communications and automotive ranging radars for Ku and K band have attracted people’s attention. The present chip-scale programmable silicon photonic processor can be configured as 4-channel OTTDL for 18 GHz microwave signal and demonstrate the beamformer covering the Ku and K band.

As shown by the blue solid lines in Fig. 9(a), the optical signal launched from port I was split into four channels with any desired power ratios controlled by the 1×4 tunable MZCs, and finally received by the corresponding Ge/Si PDs at the end. Since each channel of the 4-channel OTTDL has 5-bit delay states, there are 2\(^5\) delay states available flexibly by controlling the MZSs. For the 18 GHz microwave photonic beamformer, the minimum delay time \(\Delta \tau\) is given by\textsuperscript{31,42,44,45}

\[
\Delta \tau = \frac{2d \sin \theta_m}{c N \theta}; \quad (3)
\]

where \(d\) is the distance between the adjacent antenna

---

![Fig. 8 | Ge/Si waveguide photodetector. (a) Chip picture. (b) Dark current. (c) Bandwidth. (d) Eye diagram at 40 Gbps at each channel.](image-url)
\[ N_{\theta} = \begin{bmatrix} 2M & = & (N - 1) + 1 \end{bmatrix} \]

Elements and is usually set as half of the wavelength of the target frequency (i.e., \( d = \lambda/2 \)), \( \theta_m \) is the maximal steering angle (e.g., here \( \theta_m = 90^\circ \)), \( N_0 \) is the number of the formed beam for steering and one has \( N_0 = \lfloor 2^{d}/(N - 1) \rfloor + 1 \). Hence, for the 18 GHz microwave signal in our case, the minimum delay time is determined as \( \Delta \tau = \Delta t = 5.68 \) ps without using the fine-tuning delay. As a result, the formed beam corresponding to the 1st and 32nd states are overlapped almost, indicating that eleven distinguishable beams can be formed for steering.

Figure 9(b) shows the experimental setup for measuring the amplitude/phase responses of the microwave signals. Here light with an optical power of 15 dBm was launched from a tunable CW laser and modulated by using a commercial modulator, which was driven by the RF signal from the VNA. The modulated optical signal is then coupled to port \( I_2 \) of the chip. The time delays for the four channels are controlled by setting the optical switches on the chip to the desired states with a multi-channel programmable voltage source. Finally, the four channels of optical signals were converted to RF signals by using the corresponding on-chip PDs and received by the VNA one-by-one in the experiment. As a
representative, the measured phase response for all the 32 states of the first channel is shown in Fig. 9(c), where the phase delay is normalized to the state with the shortest delay. Figure 9(d) shows the group delay derived from the frequency derivative of the measured phase. The delay line provides a delay tuning range from 0 to 176 ps with a step of 5.68 ps in the 0–40 GHz frequency range (limited by the PD bandwidth).

Furthermore, the delay responses of all the four channels were measured at the frequency of 18 GHz, including the delay variations and the microwave transmissions (S21), as shown in Fig. 9(e–f). Here the delay variation $\Delta T$ is defined as the measured delay of each state in four channels compared to the designed time delay $T_0$. From Fig. 9(e), one sees that all four channels have relatively small time delay errors of <0.8 ps, owing to the insensitivity to the width variation of multimode photonic waveguides used here. Besides, the microwave loss for all the states in different channels varies within 5 dB, as revealed in Fig. 9(f). Here channel #1 has the largest microwave loss because there are most metal conductors placed over the waveguides of channel #1 to connect the pads on the chip side [see the layout design given in Fig. 4(b)]. Fortunately, the microwave loss can be compensated by introducing a microwave power amplifier.

Then the beam patterns formed by the present 18 GHz microwave photonic beamformer can be calculated by the sum of the individual antenna responses, i.e.,

$$ F(\theta) = \sum_{n=0}^{N} A_n e^{j \left[ (n-1) \frac{2\pi}{\lambda d} \sin \theta \phi_n \right]}, $$

where $\theta$ is the steering angle, $A_n$ and $\phi_n$ are the amplitude and phase of the microwave signal emitted from the $n$-th antenna element.

Figure 10(a) shows the calculated beam patterns corresponding to the eleven steering angles enabled by the digitally-tuning delay line ($f=18$ GHz). It can be seen that the beam angle can be tuned from $-63.76^\circ$ to $69.11^\circ$ with a step of $12^\circ$. Since the present 4-channel OTTDL is amplitude-controllable, the amplitudes for the four channels of signals are optimized to reduce the pattern sidelobe greatly. For example, when the amplitude ratio for Channels 1-4 is set as 1:0.4:0.4:1, the formed beam patterns are shown in Fig. 10(b). From this figure, it can be seen that the sidelobe has been suppressed effectively compared to that in Fig. 10(a) for the case when the four channels have uniform amplitudes.

In addition, the continuously-tuning delay in the present chip can be utilized so that the delay difference between adjacent channels can be tuned precisely, indicating that the beam-steering angle can be tuned finely. Figure 11(a) shows the beam pattern with different steering angles at the frequency of 18 GHz when $\Delta \tau=2.84$ ps with the help of fine-tuning delay, in which case the steering angle was tuned from $-71.09^\circ$ to $73.24^\circ$ with a step of $~7^\circ$. In this case, the device offers 21 distinguishable steering angles. Furthermore, the steering angle for the beam formed by the present on-chip processor can be varied continuously. Figure 11(b) presents the steering angle varying as a function of the delay difference between adjacent emitters. Furthermore, with the assistance of the amplitude-controlled MZCs, the extinction ratio (ER) between the side lobe and the major lobe of the beam pattern can be reduced to $~0.1$. The extinction ratio is defined as the ratio between the intensities of the sidelobe maximum (within the steering angle tuning range) and the main lobe peak.

The dependence of the steering angle and the ER on the frequency is then verified. Figure 12(a) shows the calculated beam patterns at the microwave frequency of 12–21 GHz, which covers a majority of the Ku and K band. Here the steering angle around $\theta=-21.07^\circ$ is considered as an example. It can be seen that the beam can be formed very well with low sidelobes and the pattern is

---

**Fig. 10** Calculated beam patterns corresponding to the 11 steering angles enabled by the digitally-tuning delay line ($f=18$ GHz). (a) Four channels have uniform amplitudes. (b) Four channels have the optimized amplitudes.
not sensitive to the frequency. Figure 12(b) shows the steering angle $\theta$ and the extinction ratio ER for the beam pattern as the frequency varies. It can be seen that the beam steering angle is frequency insensitive and the extinction ratio is below 0.2.

Table 1 gives a summary of the representative delay lines for beam steering in terms of the scale, the performance of waveguides and MZSs, the overall power consumption and the footprints. As shown in Table 1, most of these delay lines were demonstrated with a single channel. There are a few chips with multiple channels, as demonstrated in ref. [3, 31, 44, 45], where the delay line is routed in either snake-shape [3, 31] or S-shape [45], resulting in large footprints. Furthermore, the waveguides have some high propagation loss, which prevents further improvement of the chip scale. In contrast, the present chip has the lowest on-chip loss, owing to the ultralow-loss silicon photonic waveguides developed here, which enables a relatively large range of delay. Moreover, a continuously-tuning delay line is firstly introduced to replace the conventional microrings for large-bandwidth delay. Note that some recent works have shown that microrings also have the potential to realize large-delay bandwidth continuously-tunable delay lines [22–24].

In addition, the waveguide spirals for the present chip are very compact, which is realized by introducing a tapered Euler-curve S-bend whose minimal bending radius is as compact as 10 $\mu$m. As a result, the present chip has a compact footprint of $\sim$4.9 mm$^2$. Furthermore, the power consumption is also a key parameter for evaluating the performance of a microwave photonic beamformer. For the present chip, low-phase-error MZSs, which not only relieve the calibration complexity but also reduce the total power consumption, were introduced. In the experiments, the overall power consumption of the chip is about 540 mW, which can be further reduced by introducing air-trenches [42].

Tunable optical signal filtering

Optical filters are another essential component in optical communications and microwave photonics. The main parameters for designing optical filters include the free spectral range (FSR), the central wavelength, the passband bandwidth and the response shape. For practical applications, a universal processor could be configured for optical signal filtering with continuous tunability in...
terms of the parameters mentioned above.

As shown in the blue lines of Fig. 13(a), the present silicon photonic processor can be configured as a tapped-delay-line filter by activating channels #3 and #4. Meanwhile, each of these two channels can work with several taps by engineering the coupling ratio of the MZSs. For the signal launched from port I4, the configured structure can be modelled as a tapped-delay line filter with the following transfer function

\[ H(f) = \frac{1}{\Gamma} \left[ \sum_{k=0}^{K-1} a_k e^{-j\phi_k} e^{-j2\pi f k \tau} \right], \]  

where \( f \) is the optical frequency, \( \Gamma \) is an amplitude normalization constant, \( K \) is the number of taps introduced, \( k \tau \) is the delay of the \( k \)-th tap, \( a_k \) and \( \phi_k \) are the amplitude- and phase-coefficients for the \( k \)-th tap. The FSR of the optical filter is inversely proportional to the delay difference \( \tau \) between adjacent taps. For the present processor design, these coefficients \( a_k \) and \( \phi_k \) can be varied by controlling the tunable MZSs and enables the response shaping as well as the frequency tuning. Figure 13(b–e) shows the measured filtering responses with different delay-differences \( \tau \). In the experiment, a tunable laser (Agilent 81600B) was used as the source, and a power meter (Agilent 81618A) was used to monitor the transmissions at the output port. The measured transmissions were normalized with respect to the transmission of an adjacent straight singlemode waveguide connected with grating couplers on the same chip. A stopband suppression of >20 dB was achieved across the entire bandwidth of interest (e.g., ~30 nm). Figures 13(b–d) show the filtering responses of a 2-tapped-delay-line filter realized by making MZC3 work as a 3-dB coupler and setting the delay-difference between channels #3 and #4 (2 taps) to be \( \tau = 22.72, 45.44, \) and 90.88 ps, respectively. Moreover, as mentioned above, more taps can be implemented by tuning the splitting ratios of the MZSs in the channels. Here, Fig. 13(e) gives a comparison of the 2-tap (orange) and 4-tap (blue) filter shaping. The 4-tapped passband filter is realized by tuning \( V_{34} \) and \( V_{44} \) to achieve splitting ratios of 50 : 50 while the other MZSs are in the ON or OFF states. As a result, both channels #3 and #4 have 2 taps, resulting in 4 taps in total and \( \tau = 2^\Delta \Delta t \). These results verify the tunability for the FSRs and the passband repetition bandwidth between the stopband notches of the corresponding filter coefficient configurations, which is the key for implementing optical clock rate multiplication.

We also evaluate the thermal crosstalk of the device by measuring the stopband notch depth variation of the spectral response when tuning the neighboring heaters, as shown in Fig. 13(f). In this example, the processor is configured as a 2-tapped-delay-line filter with \( \tau = 5.68 \) ps. The crosstalk from the nearest heaters (i.e., \( V_{21} \) and \( V_{22} \)) is negligible and the notch-depth variations are less than 1.8 dB. Moreover, as shown in Fig. 13(g), the notch depth is insensitive to the thermal crosstalk from the neighboring channel (e.g., channel #2) when all the MZSs in channel #2 are turned on with the heating power of 40 mW. The filter configuration to achieve different spectral responses are summarized in the inset table. With the help of the low-phase-error MZS technique, the

<table>
<thead>
<tr>
<th>Year</th>
<th>Integrated components</th>
<th>Bit×ch</th>
<th>Total delay (ps)</th>
<th>Delay step (ps)</th>
<th>WG loss (dB/cm)</th>
<th>On-chip loss (dB)</th>
<th>Optical bandwidth (nm)</th>
<th>MZS power consumption (mW/in)</th>
<th>Total power consumption (mW)</th>
<th>MZS speed (μs)</th>
<th>Size (mm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2020</td>
<td>Delay lines, Modulator and PD</td>
<td>5×8</td>
<td>191.37</td>
<td>1.42</td>
<td>2.472</td>
<td>15.64</td>
<td>35</td>
<td>38</td>
<td>178.77</td>
<td>200</td>
<td>/</td>
</tr>
<tr>
<td>2020</td>
<td>Delay lines and PD</td>
<td>5×4</td>
<td>155</td>
<td>3</td>
<td>2.472</td>
<td>7.2</td>
<td>35</td>
<td>/</td>
<td>200</td>
<td>/</td>
<td>/</td>
</tr>
<tr>
<td>2019</td>
<td>Delay lines</td>
<td>7×1</td>
<td>1280</td>
<td>10</td>
<td>0.35</td>
<td>8.5</td>
<td>0.48</td>
<td>12</td>
<td>12.2×4</td>
<td>18.97</td>
<td>28.62</td>
</tr>
<tr>
<td>2014</td>
<td>Delay lines</td>
<td>7×1</td>
<td>1270</td>
<td>10</td>
<td>0.9</td>
<td>6.2</td>
<td>20</td>
<td>18</td>
<td>1.09×1270</td>
<td>11.84</td>
<td></td>
</tr>
<tr>
<td>2010</td>
<td>Delay lines</td>
<td>5×4</td>
<td>200</td>
<td>36</td>
<td>/</td>
<td>/</td>
<td>0.016</td>
<td>/</td>
<td>862</td>
<td>/</td>
<td>4.6×0.8</td>
</tr>
</tbody>
</table>

Table 1 | Comparison of various on-chip microwave photonic beamformers (B.W.: Bandwidth).
Fig. 13 | (a) Principle of arbitrary filtering operation (Input from port \( I_4 \), and output from port \( O_3 \)). Measurements of filter spectral responses: (b–d) demonstrations of the FSR tunability for the filter. (e) Demonstrations of passband shaping for the filter. (f) Notch-depth variation due to thermal crosstalk from neighboring heaters (e.g., \( V_{21} \) and \( V_{22} \) in channel #2). (g) Notch-depth variation due to thermal crosstalk from the neighboring channel (e.g., channel #2) when all the MZSs in channel #2 are turned on with the power of 40 mW. Inset table: filter configuration for achieving the desired FSRs by setting the power splitting ratios of the MZSs in channels #3 and #4.

<table>
<thead>
<tr>
<th>Taps</th>
<th>Δt(ps)</th>
<th>FSR (nm)</th>
<th>Voltages of the amplitude MZI (V)</th>
<th>Delay (ps)</th>
<th>States of the channel 3</th>
<th>Delay (ps)</th>
<th>States of the channel 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>5.68</td>
<td>1.408</td>
<td>4.46</td>
<td>0</td>
<td>1 0 0 0 0 0</td>
<td>5.68</td>
<td>0 1 0 0 0 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5.63 3.87 3.87 3.88 3.88</td>
<td></td>
<td>3.88 5.63 3.87 3.88 3.88</td>
</tr>
<tr>
<td>2</td>
<td>11.36</td>
<td>0.704</td>
<td>4.46</td>
<td>0</td>
<td>1 0 0 0 0 0</td>
<td>11.36</td>
<td>1 1 0 0 0 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5.63 3.87 3.87 3.88 3.88</td>
<td></td>
<td>1 0 1 1 0 0</td>
</tr>
<tr>
<td>2</td>
<td>22.72</td>
<td>0.352</td>
<td>4.46</td>
<td>0</td>
<td>1 0 0 0 0 0</td>
<td>22.72</td>
<td>5.64 5.63 3.87 3.88 3.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5.63 3.87 3.87 3.88 3.88</td>
<td></td>
<td>1 0 1 1 0 0</td>
</tr>
<tr>
<td>2</td>
<td>45.44</td>
<td>0.176</td>
<td>4.46</td>
<td>0</td>
<td>1 0 0 0 0 0</td>
<td>45.44</td>
<td>5.64 3.87 3.88 3.88 3.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5.63 3.87 3.87 3.88 3.88</td>
<td></td>
<td>1 0 0 0 1 1</td>
</tr>
<tr>
<td>2</td>
<td>90.88</td>
<td>0.088</td>
<td>4.46</td>
<td>0</td>
<td>1 0 0 0 0 0</td>
<td>90.88</td>
<td>5.64 3.87 3.88 3.88 3.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5.63 3.87 3.87 3.88 3.88</td>
<td></td>
<td>1 0 0 0 1 1</td>
</tr>
<tr>
<td>2</td>
<td>176.08</td>
<td>0.044</td>
<td>4.46</td>
<td>0</td>
<td>1 0 0 0 0 0</td>
<td>176.08</td>
<td>0 0 0 0 0 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5.63 3.87 3.91 3.88 3.89</td>
<td></td>
<td>3.88 3.87 3.89 3.89 3.89</td>
</tr>
<tr>
<td>4</td>
<td>45.44</td>
<td>0.176</td>
<td>4.46</td>
<td>0</td>
<td>1 0 0 0 0.5 0</td>
<td>5.64</td>
<td>1 0 0 0 0 0.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5.63 3.87 3.87 3.88 3.88</td>
<td></td>
<td>1 0 0 0 0 0.5</td>
</tr>
</tbody>
</table>

voltage on all MZSs for achieving the same splitting ratio are almost the same. As a result, the optical filter can be easily configured to achieve the central wavelength, the FSR, the passband bandwidth and the response shape as desired.

In practical, the repetition rates of the pulse sources are fixed by using an optical cavity which usually has a fixed cavity length. When using the present processor, the repetition rate of optical pulse train sources can be switched flexibly, and this is particularly useful in radar systems for detecting the distances of the targets.

**Arbitrary waveform generation**

Defining signal waveforms at high speeds is essential for modern telecommunications/radar systems with high signal bandwidths. Conventional implementations of high-speed arbitrary waveform generators (AWGs) require fast and power-hungry digital-to-analog converters. A state-of-the-art commercial AWG with a sampling rate about 100 GSa/s and an electrical bandwidth about 40 GHz is still too expensive for applications out of the laboratory. Alternatively, photonic approaches open a promising path for high-speed AWGs potentially with low cost and low power consumption.

Here the present silicon photonic processor can be configured as a tapped-delay line, indicated by the blue lines in Fig. 14(a). Here the signal launched from port 1 is switched to channel #1 by MZC2. Then the signal is split to several sub-pulses with different time delays by appropriately controlling the splitting ratios of the MZSs. Figure 14(b–c) shows the synthesis of several types of representative waveform generation from an input pulse with a pulse width of 15 ps, including the rectangular, Gaussian, falling-triangular and rising-triangular types. The processor is configured to a 4-tapped-delay line with a time-domain impulse response resolution of 45.44 ps.

In this case, MZSs V11, V12 and V13 are tuned so that the pulse goes through the path without spirals, while MZSs V14, V15 and V16 are tuned to receive four taps with appropriate amplitudes and delays. Theoretically, the splitting ratios of MZSs V14, V15 and V16 in channel #1 should be designed as [1:1, 1:1, 1:1], [1:1, 1:3, 1:1], [2:1, 1:1, 2:1], and [1:2, 1:1, 1:2] for generating a square waveform, a Gaussian waveform, a rising ramp, and a falling ramp, respectively. In experiments, the splitting ratios of these MZSs are modified optimally to compensate the excess losses of the spiral waveguide as well as the MZSs themselves. The table in the inset shows the intensities (A1, A2, A3, and A4) of the sub-pulses, and the corresponding voltages V14, V15 and V16 applied to the MZSs in channel #1.

**Conclusions**

As a summary, a chip-scale programmable silicon photonic processor has been demonstrated successfully by comprising a 1×4 variable power splitter based on cascaded MZCs, four Ge/Si photodetectors, four channels of thermally-tunable optical delay lines. The present programmable silicon photonic processor has been configured for realizing versatile functionalities, including tunable time-delay, microwave photonic beamforming, arbitrary optical signal filtering, and arbitrary waveform generation. On one hand, 2-μm-wide waveguide spirals have been introduced to enable an ultralow propagation loss of 0.28 dB/cm, which is much lower than the waveguide loss of 2–3 dB/cm for conventional 450×220 nm² silicon photonic waveguides used popularly. Even though the total length of the waveguide spirals is about 1.4 cm only for the present case, there is a notable loss reduction of 2.4–3.8 dB for the total chip loss. The total loss from the waveguide spirals might be even more dominant if longer waveguide spirals are introduced for longer time delay. For example, in order to achieve nanosecond-scale time delay, the total length of the waveguide spirals is as long as ~10 cm, in which case the loss is as high as 20–30 dB when using traditional silicon photonic waveguides with a loss of 2–3 dB/cm. Therefore, it is crucial to introduce low-loss waveguides when it is desired to continue up the scale of the PIC.
other hand, all the MZCs and MZSs are designed with 2-μm-wide arm waveguides to be nearly calibration-free. This design can be easily configured to achieve the designed functions as desired with low power consumption. This work paves the way for the realization of large-scale reconfigurable silicon photonic chips, owing to the high-performance basic building blocks techniques. It also provides the evidence to feasibly realize large-scale silicon photonic chips for more applications, e.g., quantum photonics, optical computing, lidar, etc. In the future it is also possible to further reduce the other key elements' loss, and utilize the mechanisms of the electro-optic effect to further lower the power consumption and improve the tuning speed.

Fig. 14 | (a) Arbitrary waveform generation configuration. Here light inputs from port I1, goes through channel #1, and finally outputs from port O1. The measured waveforms (see the blue solid line), which are normalized to the peak intensity. (b) Square waveform. (c) Gaussian waveform. (d) Rising ramp. (e) Falling ramp. The red dashed lines outline the envelopes of the ideal waveforms. Inset table shows the intensities \( A_1, A_2, A_3, \) and \( A_4 \) for the four taps.

<table>
<thead>
<tr>
<th>Waveforms</th>
<th>([A_1, A_2, A_3, A_4])</th>
<th>Votages (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Square</td>
<td>([1, 1, 1, 1])</td>
<td>2.45 2.48 2.41</td>
</tr>
<tr>
<td>Gaussian</td>
<td>([0.29, 0.9, 0.9, 0.29])</td>
<td>2.43 2.05 2.45</td>
</tr>
<tr>
<td>Rising ramp</td>
<td>([0.24, 0.41, 0.72, 0.90])</td>
<td>2.20 2.57 2.00</td>
</tr>
<tr>
<td>Falling ramp</td>
<td>([0.90, 0.57, 0.36, 0.17])</td>
<td>2.80 2.58 2.97</td>
</tr>
</tbody>
</table>

References


Acknowledgements

We are grateful for financial supports from National Major Research and Development Program (No. 2018YFB2200200); National Science Fund for Distinguished Young Scholars (61725503); Zhejiang Provincial Natural Science Foundation (LZ18F050001, LGF21F050003); National Natural Science Foundation of China (NSFC) (91950205, 6191101294, 11861121002, 61905269, 62175214, 621111530147).

Author contributions

Y. W. Xie and D. X. Dai proposed the original idea of the work. Y. W. Xie and S. H. Hong carried out the experiments and wrote the paper. H. Yan analyzed the experimental data. C. P. Zhang designed the layout of the chip. L. M. Zhuang participated the discussion of the research. D. X. Dai supervised the research and wrote the paper. All authors discussed the results and commented on the manuscript.

Competing interests

The authors declare no competing financial interests.